



The Cardinal Cappuccino Crystal Oscillator LVDS/ LVPECL TCXO

Features

- 3.3V supply voltage- configurable
- 750MHz to 1500MHz LVDS and LVPECL outputs- configurable
- Better than 2Hz tuning resolution
- Low power, typically 23mA LVDS and 54mA LVPECL
- Temperature range: -30°C to +75°C
- Stability: ± 2.5 ppm
- Phase Jitter (12kHz – 20MHz) .9ps RMS

Applications

- Multimedia
- Computing
- Networking, etc.

Part Numbering Example: CJTY E 7 L Z - A3 B3 - XXX.XXX TS

CJTY	E	7	L	Z	A3	B3	XXX.XXX	TS
SERIES	OUTPUT	PACKAGE STYLE	VOLTAGE	ADDED FEATURES	OPERATING TEMP.	STABILITY	FREQUENCY	TRI-STATE
CJTY	L= LVDS E = LVPECL	7 = 7 X 5 .	L = 3.3V	Z = Tape and Reel	A3 = -30°C to +75°C	B3 = ± 2.5 ppm	750-1500MHz	TS = Tri-State

Specification

Waveform	TCXO LVDS/ LVPECL
Frequency	750MHz to 1500MHz
Operating Temperature Range	-30°C to +75°C
Storage Temperature Range	-40°C to +85°C
Supply Voltage	3.3V
Frequency Stability vs. Temp. Range	± 2.5 ppm
Input Current	23/54mA
Phase Jitter	.9ps Typical
Start-Up Time	10ms Max
Enable/ Disable Input Voltage	$V_{IH} \geq 0.7V_{DD}$ or No Connection, $V_{IL} \leq 0.3V_{DD}$ or Ground
Aging/ Year	± 3 ppm Max

Description

The Cardinal Cappuccino crystal oscillator is based on a high performance integrated circuit designed for use in Cardinal's continued expanding leadership products in the programmable frequency control industry. Cardinal's new Cappuccino design is today state of the art in oscillators. The Cappuccino line product features 10MHz to 1.5GHz with CJTYE / CJTYL ranging 750MHz to 1500MHz Output, 3.3V Supply Voltage, TCXO LVDS/ LVPECL commercial -20°C to +70°C and industrial temperature range -30°C to +75°C.

Cardinal's new CJTYE/ CJTYL series is competitively priced and has the lowest typical power consumption 23/54mA TCXO LVDS/ LVPECL (70% less power than the Fox XpressO™ oscillator), lowest jitter and best phase noise over 12 kHz to 20MHz vs. the traditional fixed frequency quartz oscillators and Surface Acoustic Wave oscillators. Cardinal's programming centers utilize modern robotics, for testing, programming and 100% final testing as we do with all our programmable offerings. The Cardinal CJTYE / CJTYL series line is offered in both ceramic and low cost plastic industry standard packages.

Cardinal's Cappuccino line fits in all applications requiring a reference frequency including Multimedia, Computing, Networking, consumer etc.

Absolute Maximum Ratings

Item	Symbol	Condition	Unit
Input Voltage	V_I	-0.5 to $V_{DD} + 0.5$	V
Output Voltage	V_O	-0.5 to $V_{DD} + 0.5$	V
Positive Supply Voltage	V_{DD}	4.2	V
Storage Temperature		-40 to +85	°C

DC Electric Characteristics (T = 25°C)

Unless stated otherwise, the data presented here was taken over the following parameters, $V_{DD} = 3.3V \pm 10\%$, $T_a = -30^\circ C$ to $+75^\circ C$ (industrial)

Item		Symbol	Specification			
			Min	Typ	Max	Units
Power Supply (V_{DD} , GND pins)	Power Supply Voltage	V_{DD}	2.97	3.3	3.63	V
	LVDS I_{DD}	I_{DD}		23		mA
	LVPECL I_{DD}	I_{DD}		54		mA
	Current w/Output Disabled	I_{OED}		16		mA
	Rise Time	T_{VDD}	100			μS

Item		Symbol	Specification			
			Min	Typ	Max	Units
AC Characteristics						
Outputs						
LVDS (OUT, nOUT)	Frequency Range	F _{LVDS}	750		1500	MHz
	Stability		-2.5		+2.5	ppm
	Operating Temperature		-30		+75	°C
	Differential Output Voltage	V _{OD}	175	350		mV
	V _{OD} Magnitude Change	ΔV _{OD}			50	mV
	Offset Voltage	V _{OS}		1.25		V
	V _{OS} Magnitude	ΔV _{OS}			50	mV
	Duty Cycle	DODC _{LVDS}	45		55	%
	Rise Time	t _R	125		350	ps
	Fall Time	t _F	150		350	ps
LVPECL (OUT, nOUT)	Frequency Range	F _{LVPECL}	750		1500	MHz
	Stability		-2.5		+2.5	ppm
	Operating Temperature		-30		+75	°C
	Output High Voltage	V _{OH}	V _{DD} - 1.03		V _{DD} - .6	V
	Output Low Voltage	V _{OL}	V _{DD} - 1.85		V _{DD} - 1.6	V
	Differential Duty Cycle	DODC _{LVPECL}	45		55	%
	Rise Time	t _R	150		250	ps
	Fall Time	t _F	150		250	ps
OE Turn On Time (<50MHz)		OE _{LOW/HIGH}			200	ns
OE Turn On Time (>50MHz)		OE _{LOW/HIGH}			100	ns
OE Turn Off Time		OE _{HIGH/LOW}			50	ns
Jitter	Phase Jitter (12k to 20MHz)	t _j it	0.4	0.9	1.5	ps rms
	Period Jitter	t _{RMS, DIFF}		3	4.5	ps
		t _{p-p, DIFF}		30	45	ps

Performance Characteristic Curves

Unless otherwise specified, data is characterized over temperature range -30°C to +75°C and voltage range 2.97V - 3.63V.

I_{DD} vs. V_{DD}




Figure 1. LVDS I_{DD} vs. Frequency, V_{DD}




Figure 2. LVPECL I_{DD} vs. Frequency, V_{DD}

*Note: LVPECL I_{DD} does not include output load current
Add 32 mA to include output load current

OE Turn-on and Turn-off Times

Notes:

- These measurements were all performed with an AC coupled output so that leakage currents do not affect the timing of the measurement. This results in all outputs floating to the midpoint of the signal levels when off.
- When LVDS is disabled the output goes to the common mode voltage (approximately 1.25V).
- When LVPECL is disabled the output goes to tri-state level which floats to Vol.




Figure 3. 3.3V LVDS OE Enabled Time




Figure 4. 3.3V LVDS OE Disabled Time




Figure 5. 3.3V LVPECL OE Enabled Time




Figure 6. 3.3V LVPECL OE Disabled Time

Waveform Measurements

The following figures are descriptions for how the waveforms are measured for the datasheet applications.




Figure 7. 3.3V LVDS waveform measurement test setup




Figure 8. 3.3V LVPECL waveform measurement test setup

Application Information

Termination for 3.3V LVPECL Output

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts offered are recommended only as guidelines.

OUT and nOUT are low impedance following outputs that generate LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 13 and 14 present two different designs. They are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designer simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 13. 3.3V LVPECL XO Application Schematic & Power Supply Decoupling




Figure 14. Alternante 3.3V LVPECL XO Application Schematic & Power Supply Decoupling




Figure 15. Termination for 3.3V LVDS Output





Figure 16. 3.3V LVDS XO Application Schematic & Power Supply Decoupling

Phase Noise & Jitter Plots

11-Feb-13
22:48:11
H-Hp1v(2)
5 ps
230 B
+62/-62%
In 100480



peiv(2) 8.438 ns
low(0) 1 8.41447 ns
high(0) 1 8.41472 ns
range(0) 1 38.266 ps
sigma(0) 1 3.864 ps

1 ps
1 trig only
83ns 830 B
disabled
4 trly only

2 00 -13mV

SINO. CLOCK

Select
Measurement
View



acquire mode
Single

acquire
18.88 ps

00
ACQUISITION


8 03/s

STOPPED



Recommended Solder Profile for
Cardinal Components, Inc.
Package Infared Reflow.
Do Not Use Ultrasonic-Wave Soldering or
Wave Solder with Package Immersed in Solder
Damage to Crystal will result.

Temperature (Deg. °)



Time (sec)

Reliability

Cardinal Components, Inc., qualification includes aging at various extreme temperatures, shocks and vibration, temperature cycling, and IR reflow simulation. The Cappuccino family meets the following qualification tests:


Environmental Compliance	
Parameter	Conditions
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solvents	MIL-STD-883, Method 2016
Moisture Sensitivity Level	IPC/ JEDEC J-STD-020, MSL1

Handling Precautions

Although ESD protection circuitry has been designed into the Cappuccino proper precautions should be taken when handling and mounting. Cardinal employs a human body model (HBM) and a charged-device model (CDM) for ESD susceptibility testing and design protection evaluation.

ESD Ratings		
Model	Minimum	Conditions
Human Body Model	1000V	MIL-STD-883, Method 3015
Charged Device Model	900V	JEDEC, JESD22-C101
Machine Model	200V	JEDEC, JESD22-A115-A

Style 7: 5x7mm




6 Pad LVDS/LVPECL

Pin 1	OE
Pin 2	Do Not Connect
Pin 3	GND
Pin 4	Out
Pin 5	nOUT
Pin 6	V _{DD}



145 Route 46 West
Wayne, NJ 07470

Tape and Reel Specifications



Tape Specifications (mm)

Package	A	B	C	D	E	F	QTY
7 = 7 X 5	1.5	4.0	8.0	7.5	16.0	2.2	1,000

Reel Specifications (mm)

Package	G	H	I	J	K	L	M
7 = 7 X 5	2.0	13	21	60	180	17.0	1.25