

7 x 5 x 1.4mm SMD

Page 1 of 2

FEATURES

- Industry-standard 6 pad 7.0 x 5.0mm SMD package
- Frequency Range 750kHz to 800.0MHz
- High Q fundamental mode crystal with low jitter multiplier circuit
- Supply voltage +3.3Volts
- Tristate function to conserve power
- Phase jitter <1ps



DESCRIPTION

HDW576 series oscillators provide a high quality LVDS output at frequencies from 750kHz to 800.0MHz. Phase jitter 2.6ps typical. Power supply voltage +3.3 Volts.



SPECIFICATION

Model:	HDW5761
Output Logic:	LVDS
	750kHz to 800.0MHz
Supply Voltage Vdd:	+3.3VDC±5%
Supply Voltage Code:	'33'
Output Logic 'HIGH', '1':	1.4 Volts typical, 1.6 Volts maximum*
Output Logic 'LOW', '0':	0.9 Volts minimum, 1.1 Volts*
Differential Output Voltage (Vod):	247mV min., 355mV typ., 454mV max. O/p1-O/p2
Differential Output Error (dVod):	-50mV minimum, 50mV max.
Output Offset Voltage (Vos):	1.125V min., 1.200 V typical, 1.375V max.
Offset Magnitude Error (dVos):	0mV min. 3mV typical, 25mV max.
Integrated Phase Jitter: (12kHz to 20MHz)	2.6ps typical; 4ps max. for 155.520MHz
Period jitter RMS**:	4.3ps typical for 155.520MHz
Period Jitter Peak to Peak**:	27ps typical for 155.520MHz
Current Consumption (15pF Load):	See table
Rise/Fall Time:	0.4ns typical, 0.7ns max. (20% to 80% of LVDS waveform)

PHASE NOISE

Offset	Frequency 155.520MHz
10Hz	-60 dBc/Hz
100Hz	-90 dBc/Hz
1kHz	-115 dBc/Hz
10kHz	-125 dBc/Hz
100kHz	-119 dBc/Hz
1MHz	-120 dBc/Hz
10MHz	-140 dBc/Hz

CURRENT CONSUMPTION

Frequency	Current
<24MHz	25mA max.
24.01MHz ~ 96MHz	65mA max.
96.01MHz ~ 700MHz	100mA max.

**Note: Measured with decoupling capacitor between Vdd and Ground.

GENERAL SPECIFICATION

Frequency Stability:	From ±25ppm over -40° to +85°C (See part number table)
Load:	50Ω from each output
Start-up Time:	5ms typical, 10ms maximum
Duty Cycle:	50%±5% measured at 1.25 Volts
Drive Capability:	100Ω between LVDS and comp. LVDS
Storage temperature:	-55° to +150°C
Enable/Disable (Tristate)	
Enable:	No connection to tristate pad, both LVDS and comp. LVDS outputs enable. When disabled, both outputs are enabled when tristate pad is taken above 0.45 Vdd, ref. to ground.
Disable:	Both outputs are disabled when the tristate pad is taken below 0.45 Vdd. Oscillator is always on, only buffer stage is disabled. Tristate pads: type 5761 on pad 1, type 5762 on pad 2.
Input Static Discharge protection:	2kV minimum.
Ageing:	±3ppm max., first year, ±2ppm max. per year thereafter


* Note: See test circuit diagram on page 2.

ABSOLUTE MAXIMUM RATINGS


Permanent damage may occur if units are operated beyond specified limits.

Supply Voltage:	+4.6 VDC max.
Input Voltage Vss:	Vss-0.5 min., Vdd +0.5V max.
Input Voltage Vss:	Vss-0.5 min., Vdd +0.5V max.

OUTLINE & DIMENSIONS



SOLDER PROFILE



PART NUMBER FORMAT

Example 3HDW5761-DT-156.52 3HDW5761-DT-156.52

Supply Voltage:

3 = +3.3 Volts

25 = +2.5 Volts

Series Designation:

HDW5761

Stability over Temperature Range:

A = $\pm 25\text{ppm}$ over -10° to $+70^{\circ}\text{C}$

B = $\pm 50\text{ppm}$ over -10° to $+70^{\circ}\text{C}$

C = $\pm 100\text{ppm}$ over -10° to $+70^{\circ}\text{C}$

D = $\pm 25\text{ppm}$ over -40° to $+85^{\circ}\text{C}$


E = $\pm 50\text{ppm}$ over -40° to $+85^{\circ}\text{C}$

F = $\pm 100\text{ppm}$ over -40° to $+85^{\circ}\text{C}$

Tristate (Enable/Disable) Function

Nominal Frequency (MHz):

LVDS SQUARE WAVE TEST CIRCUIT



LVDS SQUARE WAVE WAVEFORM

